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(57) ABS TRAC ’I 
A nonvolatile analog memory uses pairs of ferroelectric field 
effect transistors (FFETs). Each pair is defined by a first 
FFET and a second FFET. When an analog value is to be 
stored in one of the pairs, the first FFET has a saturation 
voltage applied thereto, and the second FFET has a storage 
voltage applied thereto that is indicative of the analog value. 
The saturation and storage voltages decay over time in 
accordance with a known decay function that is used to 
recover the original analog value when the pair of FFETs is 
read. 
13 Claims, 1 Drawing Sheet 
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In accordance with the present invention, a nonvolatile 
analog memory is based on pairs of ferroelectric field effect 
transistors (FFETs). Each pair is defined by a first FFET and 
a second FFET. At a first time when an analog value is to be 
stored in one of the pairs of FFETs, the first FFET of the pair 
is adapted to have a saturation voltage applied thereto, and 
the second FFET of the pair is adapted to have a storage 
voltage applied thereto that is indicative of the analog value. 
The saturation and storage voltages decay over time in 
accordance with a known decay function. Accordingly, at a 
second time after the first time, the saturation voltage decays 
to a first voltage and the storage voltage decays to a second 
voltage. The analog memory can be read by a processor that 
determinesirecovers the analog value based on the first 
voltage, the second voltage, and the FFET’s decay function. 
BRIEF DESCRIPTION OF THE DRAWING(S) 
1 
NONVOLATILE ANALOG MEMORY 
ORIGIN OF THE INVENTION 
The invention was made by an employee of the United 
States Government and may be manufactured and used by or 
for the Government for governmental purposes without the 
payment of any royalties thereon or therefore. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to nonvolatile memory devices. 
More specifically, the invention is a nonvolatile analog 
memory and method of using same to store and retrieve 
analog data. 
2. Description of the Related Art 
There is a continuing need to increase the density of 
memory storage devices. The number of bytes per square 
centimeter is of great importance to digital device manufac- 
turers as is the ability to retain the stored data without power 
being applied thereto. Currently, data is stored in a digital 
fashion with digital data typically being stored in CMOS 
circuits, RAM circuits, FLASH memory circuits, or ferro- 
electric memory circuits. 
Standard CMOS digital memory is static and utilizes six 
transistors to store 1-bit of data. Dynamic RAM can store 
1 -bit using only three transistors, but these transistors must 
be refreshed every few milliseconds. Further, both static and 
dynamic RAM are volatile and cannot store data without 
power being applied thereto. For nonvolatile memory appli- 
cations, FLASH memory is the most widely used technol- 
ogy as it can store 1-bit of data using a single transistor. 
However, FLASH memory is limited to use as an offline data 
storage device because the time it takes to write data thereto 
is considerably longer than the time required to write to 
other conventional memory devices. Furthermore, FLASH 
memory has a finite number of “write” cycles associated 
therewith thereby making FLASH memory an impractical 
choice for the dynamic storage of computer data. Ferroelec- 
tric memory is developing technology that currently is used 
to store 1-bit per cell. 
While analog storage circuits are known, storing data in 
analog fashion has not been generally accepted as a viable 
alternative to digital data storage since analog signals usu- 
ally disappear whenever power is removed from an analog 
storage circuit. Although ferroelectric transistors have 
shown promise as a means to store an analog signal for a 
relatively long period of time, the voltage stored on current 
ferroelectric transistors (i.e., indicative of the analog signal) 
experiences some voltage decay over time thereby negating 
the value of ferroelectric transistors as a building block for 
nonvolatile memory. 
SUMMARY OF THE INVENTION 
Accordingly, it is an object of the present invention to 
provide nonvolatile memory. 
Another object of the present invention is to provide 
nonvolatile analog memory. 
Still another object of the present invention is to provide 
a method and system for storing analog data in a nonvolatile 
fashion and for recovering the analog data after extended 
periods of time. 
Other objects and advantages of the present invention will 
become more obvious hereinafter in the specification and 
drawings. 
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Other objects, features and advantages of the present 
invention will become apparent upon reference to the fol- 
lowing description of the preferred embodiments and to the 
drawings, wherein corresponding reference characters indi- 
cate corresponding parts throughout the several views of the 
drawings and wherein: 
The sole FIGURE is a block diagram of a nonvolatile 
analog memory storage system in accordance with an 
embodiment of the present invention. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENT(S) 
Referring now to the sole FIGURE, a block diagram of a 
nonvolatile analog memory storage system in accordance 
with the present invention is shown and is referenced 
generally by numeral 10. As will be explained further below, 
storage system 10 can be used to store data in an analog 
fashion although the data can originate as either digital or 
analog data without departing from the scope of the present 
invention. 
At the heart of storage system 10 is a novel analog 
memory 12 that encompasses a number of pairs 14 of 
conventional ferroelectric field effect transistors (FFETs) 
Since each pair 14 of FFETs is the same and will be used in 
the same way, the present description will be directed to a 
single pair 14. Each pair 14 of FFETs is defined by a control 
FFET 16 and a storage FFET 18. In general, storage FFET 
18 stores analog data and control FFET 16 stores a reference 
voltage used when data is to be readrecovered from storage 
FFET 18 as will be explained further below. 
To write analog data, one pair 14 of FFETs is utilized. 
Since FFETs retain at least a portion of their prior condition, 
control FFET 16 and storage FFET 18 must be precondi- 
tioned to a known state. This can be achieved by applying a 
voltage to control FFET 16 and storage FFET 18 (e.g., to the 
gate terminal thereof) that will saturate the transistor thereby 
placing it in a known state. Typically, FFETs 16 and 18 will 
be constructed to have the same saturation voltage specifi- 
cations. Note that the saturation voltage can be a positive or 
negative saturation voltage without departing from the scope 
of the present invention. However, as is known in the art, use 
of a negative saturation voltage permits the resistance of the 
FFET to be read without applying a voltage to the FFET’s 
gate terminal. 
After such preconditioning, storage FFET 18 has a new 
voltage applied thereto (e.g., at its gate terminal) that is 
indicative of an analog signal that is to be stored. After these 
voltage applications to control FFET 16 and storage FFET 
US 7,259,981 B1 
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18 are completed, no further power need be applied to where X is the analog voltage level originally written to 
maintain the storage capability thereof within the known storage FFET 18, A is the drain current of control FFET 16 
‘‘decay life” of FFETs 16 and 18. As is known in the art, a (or storage FFET 18 when FFETs 16 and 18 are identical) 
voltage stored on an FFET will decay over time absent a when the FFET is at sabration, B is the known Or deter- 
refreshing thereof. Accordingly, as used herein, the term 5 minable decay COefiCient of 16 and 18, 11, is the 
-decay life” refers to the length oftime that an FFET circuit drain current of FFET 16 at the time of a “reading”, and I,, 
will retain measurable amount of voltage after its is the drain current of storage FFET 18 at the time of a 
initial storage, currently, the decay life of an FFET can be “reading”. Assuming that the goal is to recover the original 
as long as ten years, A decay function indicative of an digital data, processor 30 can include a conventional analog- 
FFET,s decay life is a determinable attribute of an FFET, i o  to-digital conversion process to convert X to a correspond- 
ing digital value. The decay coeficient B of an FFET can be See, for example, “Modeling of Metal-Ferroelectric-Semi- based on measured results using conductor Field Effect Transistors,” Todd MacLeod et al., 
contents of which are hereby incorporated by reference. 
Integrated Ferroelectrics, Vol. 21, pp. 127-143, 1998, the X=A-(B*Log(t)) 
l5 where t is the amount of time that has elapsed between 
To read the data 
properties (e.!&> 
in a pair l4 Of FFETs, the 
Or current) Of the pair’s 
FFET l6 and storage FFET l8 are measured. During 
saturation of the FFET and a selected measurement time, 
The advantages of the present invention are numerous, 
The analog memory is nonvolatile and only uses two tran- 
the time between the writing and reading of FFETs 16 and sistors to store multiple-bit pieces of digital data, since 
18, there Will be a certain a m u n t  of voltage decay that 2o FFETs are fast enough to directly store data generated by a 
Occurs. The ~ ~ O U n t  of voltage decay is generally governed computer’s CPU, and since FFETs can be written to an 
by the FFET’s decay function. Accordingly, while the volt- unlimited number of times, the analog memory of the 
ages remaining on FFETs 16 and 18 at the time of a present invention represents a breakthrough in nonvolatile 
“reading” will generally by less than what was placed on and dynamic computer memory. Furthermore, the analog 
FFETs 16 and 18 at the time of a “writing”, the original 25 memory can be used as a building block for a memory 
storage voltage placed on storage FFET 18 can be recovered storage system that provides for the writing of data to the 
using the decay function and the current (decayed) voltages analog memory and for the readin!drecovery of the origi- 
on FFETs 16 and 18. Avariety of recovery algorithms could nallY stored data. 
be developed for use with analog memory 12 without Although the invention has been described relative to a 
departing from the scope of the present invention. 30 specific embodiment thereof, there are numerous variations 
and modifications that will be readily apparent to those memory l2 can Serve as the for a in the in light of the above teachings, For 
variety Of memory storage systems such as storage system 
lo. By way Of storage system lo is 
example, the data stored by analog memory 12 could origi- 
nate as analog data, In such a case, an analog-to-analog 
designed to handle incoming digital data, convert the digital 35 conversion or scaling may be required to scale the range of 
data to analog data Prior to the writing thereof in analog incoming data voltages to the voltage range capabilities of 
memory 12, and Provide the means to recover the analog the storage FFETs. It is therefore to be understood that, 
data and r~-cOnvert Same to digital data when analog within the scope of the appended claims, the invention may 
memory 12 is read. To handle the selection of a pair 14 of be practiced other than as specifically described. 
FFETs 16 and 18, an address select circuit 20 is coupled to 40 
address select circuit 20 selects the appropriate addressable Letters Patent Of the United States 
analog memory 12, As would be understood in the art, What is as new and desired to be secured by 
pair 14 based on a simal received on the ADDRESS LINES memory comprising a Plurality Of 
coupled thereto, A preconditioning voltage source 22 pro- effect transistors (FFETs), each Of 
vides the saturation voltage to FFETs 16 and 18 ofa selected 45 said pairs being defined by a first FFET and a second FFET, 
1. A 
pairs Of 
pair, The incoming DIGITAL DATA is input to a digital-to- wherein at a first time when an analog value is to be stored 
analog (D/A) converter 24 that assigns an analog value (i,e,, in one of said pairs, said first FFET of said one of said pairs 
a voltage level) to a piece of incoming digital data, The is adapted to have a saturation voltage applied thereto, and 
in a piece of digital data, F~~ example, an 8-bit piece of 50 to have a storage voltage applied thereto that is indicative of 
digital data requires a Diconverter that can produce 256 
number of voltage levels coincides with the number of bits Only said second FFET Of said One Of said pairs is adapted 
the 
different voltage levels. The analog voltage level is then 
provided to the appropriate (i.e., addressed) storage FFET 18 
2. Anonvolatile memory as in 1, wherein the 
decay Over time in saturation and the storage 
that has just been preconditioned or saturated. 
When analog memory 12 is to be read, address select 
circuit 20 once again selects the appropriate addressable pair 
Aprocessor 30 coupled to analog memory 12 “reads” FFETs 
16 and 18 from the selected pair 14. By way of illustrative 
example, a “reading” of FFETs 16 and 18 from the selected 
pair 14 can involve measurement of the drain current at each 
of FFETs 16 and 18 as an indication of the FFET,s voltages 
at the time of such a “reading”. Using the drain currents, the 
be recovered in accordance with the following 
X=A-(B*Log [lO*((A-I1,)/B)-lO*((A-I,,)/B)] 
accordance with a known decay function wherein, at a 
55 second time after said first time, the saturation voltage 
decays to a first voltage and the storage voltage decays to a 
second voltage, said nonvolatile analog memory further 
determining the analog value based on said first voltage, said 
60 second voltage, and said decay function. 
3. A nonvolatile analog memory as in claim 2 wherein 
said processor includes means for converting the analog 
value so-determined to a corresponding digital value. 
65 saturation voltage and the storage voltage decay over time in 
accordance with a known decay function wherein, at a 
second time after said first time, the saturation voltage 
l4 based On the received via the ADDRESS comprising a processor coupled to said pairs of FFETs for 
original analog voltage level written to storage FFET 18 can 4. Anonvolatile memory as in ’, wherein the 
US 7,259,981 B1 
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decays to a first voltage and the storage voltage decays to a 
second voltage, said nonvolatile analog memory further 
comprising a processor coupled to said pairs of FFETs for 
determining a digital value indicative of the analog value 
based on a drain current of said first FFET indicative of said 
first voltage, a drain current of said second FFET indicative 
of said second voltage, and said decay function. 
5. A nonvolatile analog memory as in claim 1 wherein the 
saturation voltage is a negative saturation voltage. 
6. A nonvolatile analog memory storage system, compris- 
ing: 
a plurality of pairs of ferroelectric field effect transistors 
(FFETs), each of said pairs being addressable and being 
defined by a first FFET and a second FFET; 
an address selection circuit coupled to said plurality of 
pairs of FFETs for selecting one of said pairs that is to 
be written to or read from; 
a control voltage source coupled to said pairs of FFETs for 
applying a saturation voltage to said first FFET and said 
second FFET of said one of said pairs at a first time 
when an analog value is to be written to said one of said 
pairs, wherein only said second FFET of said one of 
said pairs is adapted to subsequently have a storage 
voltage applied thereto that is indicative of the analog 
value, and wherein the saturation voltage and the 
storage voltage decay over time in accordance with a 
known decay function such that, at a second time after 
said first time when said one of said pairs is to be read 
from, the saturation voltage decays to a first voltage and 
the storage voltage decays to a second voltage; and 
a processor coupled to said pairs of FFETs for determin- 
ing the analog value at said second time based on said 
first voltage, said second voltage, and said decay func- 
tion. 
7. A nonvolatile analog memory storage system as in 
claim 6 wherein said processor includes means for convert- 
ing the analog value so-determined to a corresponding 
digital value. 
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8. A nonvolatile analog memory storage system as in 
claim 6 wherein said processor utilizes a drain current of 
said first FFET as an indication of said first voltage and a 
drain current of said second FFET as an indication of said 
second voltage. 
9. A nonvolatile analog memory as in claim 6 wherein the 
saturation voltage is a negative saturation voltage. 
10. A method of storing analog data, comprising the steps 
O f  
providing a plurality of addressable pairs of ferroelectric 
field effect transistors (FFETs), each of said addressable 
pairs being defined by a first FFET and a second FFET; 
applying, at a first time when an analog value is to be 
stored in one of said addressable pairs, a saturation 
voltage to said first FFET and said second FFET; and 
subsequently applying a storage voltage that is indicative 
of an analog value to only said second FFET of said one 
of said addressable pairs. 
11. A method according to claim 10, wherein the satura- 
tion voltage and the storage voltage decay over time in 
accordance with a known decay function wherein, at a 
second time after said first time, the saturation voltage 
decays to a first voltage and the storage voltage decays to a 
second voltage, said method further comprising the step of 
determining the analog value based on said first voltage, said 
second voltage, and said decay function. 
12. Amethod according to claim 11 further comprising the 
step of converting the analog value so-determined to a 
corresponding digital value. 
13. A method according to claim 10 wherein said satura- 
tion voltage is a negative saturation voltage. 
* * * * *  
